



FIG. 1



fis 2



Signal Function	Signal Name	Signal Direction <sup>a</sup>	Number of Signals
Global Bus Control Signals		•••	
Bus Clock	OcsbClk	Input	1
Initialization	OcsbReset, OcsbInit	Input	2
Flush	OcsbFlush	Input	1
Arbitration Phase Signals			
Processor Agent Bus Request	OcsbProcBusReq[3:0]	Output	4
Memory or I/O Agent Bus Request	OcsbMemIOBusReq	Output	1
Processor Agent Bus Grant	OcsbProcBusGrant[3:0]	Input	4
Memory or I/O Agent Bus Grant	OcsbMemIOBusGrant	Input	1 .
Command Phase Signals			
Address Strobe	OcsbAddrStrb	Bidirectional	1
Command	OcsbCmd[3:0]	Bidirectional	4
Address	OcsbAddr[35:0]	Bidirectional	36
Snoop Phase Signals	•		
Hit a Shared State Cache Line	OcsbHitShrd	Bidirectional	1
Hit a Modified State Cache Line	OcsbHitMod	Bidirectional	1
Reply Phase Signals			
Reply Status	OcsbRplySts[2:0]	Bidirectional	3
Destination Ready for Writes	OcsbDstnRdy	Bidirectional	1
Data Phase Signals			
Data Ready	OcsbDataRdy	Bidirectional	1
Data	OcsbData[255:0]	Bidirectional	256

MPOC On-Chip System Bus Signals

Commondation	OcsbCmd[3:0]			
Command Type	3	2	1	0
Memory Instruction Read	0	0	0	0
Memory Data Read	0	0	0	1
Memory Read and Invalidate	0	0	1	0
Memory Write	0	0	1	1
I/O Read	0	1	0	0
I/O Write	0	1	0	1
Interrupt Acknowledge	0	1	1	0
Invalidate Acknowledge	0	1	1	1
Special Transactions		Reserved		

Command Types Defined by OcsbCmd[3:0] Signals

Fis. 5

Reply Type	OcsbRplyS	OcsbRplySta[2:0]		
Reply Type	2 1	0		
Idle State	0 0	0		
No Data Reply	0 0	1		
Normal Data Reply	0 1	0		
Implicit Writeback Reply	0 1	1		
Retry Reply	1 0	0		
Hard Failure Reply	1 0	1		
Special Replies	Reserve	Reserved		

Reply Types Defined by OcsbRplySts[2:0] Signals

Fis. 6




Fig. 7